## What is claimed is:

	A	
1 1.	A circuit	comprising:

- a receiver to receive a transfer signal; and
- a signal detector connected to the receiver to generate an internal signal
- 4 based on the transfer signal, wherein the signal detector is configured to hold the
- 5 internal signal at a first signal level when the transfer signal repeatedly switches
- 6 between the first signal level and a second signal level, and wherein the signal
- 7 detector is configured to hold the internal signal at the second signal level when the
- 8 transfer signal stops switching.
- 1 2. The circuit of claim 1, wherein signal detector includes a detect circuit to
- 2 detect for changes in voltage levels represented by the transfer signal.
- 1 3. The circuit of claim 2, wherein signal detector further includes a switching
- 2 circuit to switch the internal signal between the first and second signal levels.
- 1 4. The circuit of claim 3, wherein signal detector further includes a holding
- 2 circuit to hold the internal signal at one of the first and second signals.
- 1 5. An integrated circuit comprising:
- 2 a plurality of terminals;
- a number of transmitters connected to the terminals to transmit signals;
- a number of receivers connected to the terminals to receive signals; and
- a signal detector connected to at least one of the receivers to control an
- 6 internal signal based on a transfer signal received by one of the receivers, wherein
- 7 the signal detector is configured to switch the internal signal from a first signal level
- 8 to a second signal level when the transfer signal repeatedly switches between the
- 9 first and second signal levels, and wherein the signal detector is configured to

- switch the internal signal from the second signal level back to the first signal level
- when the transfer signal stops switching.
- 1 6. The integrated circuit of claim 5, wherein the transmitters and the receivers
- 2 are configured to transfer data via the terminals according to peripheral component
- 3 interconnect (PCI) express standard.
- 1 7. The integrated circuit of claim 5, wherein the transmitters and the receivers
- 2 are configured to transfer data via the terminals according to serial digital video
- 3 output (SVDO) standard.
- 1 8. The integrated circuit of claim 5, wherein the transmitters and the receivers
- 2 are configured to transfer data via the terminals according both a peripheral
- 3 component interconnect (PCI) express standard and a serial digital video output
- 4 (SDVO) standard.
- 1 9. The integrated circuit of claim 5 further comprising a transmitting circuit,
- 2 the transmitting circuit including:
- an input node to receive a send signal having the first and second signal
- 4 levels; and
- an output node to transfer the transfer signal to one of the terminals, wherein
- 6 the transmitting circuit is configured to hold the transfer signal at one of the first and
- 7 second signal levels when the send signal has the first signal level, and wherein the
- 8 transmitting circuit repeatedly switches the transfer signal between the first and
- 9 second signal levels when the send signal has the second signal level.
- 1 10. A system comprising:
- a plurality of connectors, each of the connectors including a number of pins;
- 3 and
- 4 a chipset including a chipset interface connected to at least one of the

- 5 connectors, the chipset interface including:
- a plurality of terminals connected to at least one of the connectors;
- a plurality of transmitters connected to the terminals, at least one of the
- 8 transmitters is configured to transmit output differential signals;
- 9 a plurality of receivers connected to the terminals, at least one of the
- 10 receivers is configured to received input differential signals; and
- a signal detector connected to at least one of the receivers to hold an
- internal signal at a first signal level based on a presence of a repeated switching of a
- transfer signal among the input differential signals, and to hold the internal signal at
- a second signal level based on an absence of the repeated of switching of the
- 15 transfer signal.
- 1 11. The system of claim 10, wherein one of the connectors is configured to
- 2 transfer signals according to peripheral component interconnect (PCI) express
- 3 standard.
- 1 12. The system of claim 10, wherein one of the connectors is configured to
- 2 transfer signals according to serial digital video output (SDVO) standard.
- 1 13. The system of claim 10, wherein the interface of the chipset is configured to
- 2 drive a digital display monitor.
- 1 14. The system of claim 10 further comprising a card having a number of pins
- 2 connected to one of the connectors.
- 1 15. The system of claim 14, wherein the card includes a transmitting circuit, the
- 2 transmitting circuit including:
- an input node to receive a send signal having a first signal level and second

16

4 signal level; and

- an output node connected to one of the pins of the card to transfer the
- 6 transfer signal to one of the pins, wherein the transmitting circuit is configured to
- 7 create the presence of the repeated switching of the transfer signal when the send
- 8 signal has the first signal level, and to create the absence of the repeated switching
- 9 of the transfer signal when the send signal has the second signal level.
- 1 16. The system of claim 10 further comprising a motherboard in which the
- 2 connectors and the chipset are located.
- 1 17. The system of claim 10 further comprising a processor connected to one of
- 2 the connectors.
- 1 18. A method comprising:
- 2 monitoring a transfer signal;
- 3 holding an internal signal at a first signal level when the transfer signal stays
- 4 at one of the first signal level and a second signal level;
- 5 holding the internal signal at a second signal level when the transfer signal
- 6 repeatedly switches between the first and second signal levels; and
- 7 switching the internal signal from the second signal level to the first signal
- 8 level when the transfer signal stops switching.
- 1 19. The method of claim 18 further comprising:
- 2 holding the internal signal at the first signal level after transfer signal stops
- 3 switching.
- 1 20. The method of claim 18, wherein monitoring includes detecting for changes
- 2 in signal levels of the transfer signal.
- 1 21. The method of claim 18, wherein one of the first signal level and the second
- 2 signal level represents one of a voltage level and ground.

- 1 22. The method of claim 18, wherein the transfer signal is generated based on a
- 2 send signal, wherein each of send signal and the internal signal has a frequency
- 3 lower than the frequency of the transfer signal.
- 1 23. The method of claim 22, wherein the transfer signal repeatedly switches
- 2 between the first and second signal levels when the send signal has the first signal
- 3 level.
- 1 24. The method of claim 23, wherein the transfer signal stops switching when
- 2 the send signal level has the second signal level.
- 1 25. The method of claim 24, wherein send signal and the internal signal have the
- 2 same frequency.
- 1 26. The method of claim 18, wherein holding the internal signal at the first
- 2 signal level occurs when the transfer signal stays at one of the first and second
- 3 signal levels for a time interval equal to at least one cycle of the transfer signal.
- 1 27. The method of claim 26, wherein holding the internal signal at the second
- 2 signal level occurs when the transfer signal repeatedly switches between the first
- and second signal levels such that the transfer signal has at least two consecutive
- 4 cycles.